Model to validate the application of MultiOr block
Validation test for the block IDEAS.Controls.OBC.CDL.Logical.MultiOr.
The input signals are configured as follows:
- input u1 has a period of 1 s and a
width of 0.5 s.
- input u2 has a period of 2 s and a
width of 0.5 s.
- input u3 has a period of 3 s and a
width of 0.5 s.
- input u4 has a period of 4 s and a
width of 0.5 s.
- input u5 has a period of 5 s and a
width of 0.5 s.
- June 6, 2019, by Milica Grahovac:
First implementation.
Generated at 2026-04-15T18:18:36Z by OpenModelicaOpenModelica 1.26.3 using
GenerateDoc.mos