.Modelica_Synchronous.RealSignals.Sampler.Utilities.Internal.ComputationalDelay

Delays a clocked signal for at most one period, in order to model a computational delay

Information

This block delays a clocked Real input signal by the fraction shiftCounter/resolution of the last interval. There is the restriction that shiftCounter/resolution ≤ 1.


Generated at 2025-12-13T19:13:59Z by OpenModelicaOpenModelica 1.25.7 using GenerateDoc.mos